ABSTRACT
INTRODUCTION
Delay Element (DE) is a vital block in Delay Lock Loop (DLL) [1] , Phase Lock Loop (PLL) [2] , microprocessor and memory circuits [3] and Time-to-Digital Converters [4] . The aim is to design a delay element, which assists in time interval (TI) measurement [4] with high resolution (< 200 ps) for High Energy Physics (HEP) experiments. A variety of DEs already has been reported in the literature [5] with their merits and limitations. The Current Starved Inverter (CSI) is used as a delay element in time measurement circuits. This structure ensures wide delay regulation range and low power consumption. The reported delay using CSI is 244 ps [6] in 0.35 µm CMOS process.
Transmission gate based delay element [5] is fast due to relatively low resistive path between input and output. It is power and area efficient and has full swing output. However, the delay increases quadratically with the number of cascaded transmission gates [7] . Differential DE based on low noise Source Coupled Logic (SCL) [8] [9] [10] mitigates the common mode noise, which is prevalent in CSI. They are fast but have partial output swing and are power inefficient due to the high static current. In addition, they require a complex bias circuitry for delay variation. This paper presents a design of voltage controlled delay element based on modified version of Current Balanced Logic (CBL) [11] and is referred here as Modified CBL (MCBL) delay element. The salient features of this delay element are identical delays in the rising and falling edge transitions, high speed, area efficient, less contribution in the generation of 'di/dt' switching noise and low power consumption as compared to other architectures of differential delay elements.
The paper is organized in the following sections: In section 2, an overview of current balanced logic and architecture of MCBL DE is presented. A detailed analysis of the circuit is also provided. The simulation results are compared with the analytical results. In section 3, a design of Delay Lock Loop (DLL) has been presented using MCBL delay element. In Section 4, post layout simulation results are presented. In section 5, conclusions are drawn. Figure 1 . Current Balanced Logic Circuit Current Balanced Logic (CBL) [10] is the low noise logic family that reduces 'di/dt' switching noise. The noise reduction technique aims to keep the supply current steady. This scheme modifies pseudo NMOS logic by adding the NMOS transistor 'M 2 ' as shown in Figure 1 . When NMOS logic block is on, the output node 'Out' is pulled down, which keeps M 2 in cut-off operating region and there is a static supply current through M 1 . When NMOS logic block is off, M 2 is in saturation and draws the same supply current assuming M 1 and M 2 are well matched. As shown in Figure 2(b) , when rising edge transition of 'V in ' clock is applied, the 'Outb' node pulls down. The NMOS transistor M 2 enters in the cut-off region and PMOS 'M 3 ' starts pulling up the node 'Out' by charging the load capacitance 'C load ' using 'I cp '. When falling edge transition of V in is applied, 'M 1 ' is turned off. Subsequently 'M 4 ' starts pulling up the node 'Outb'. This turns on 'M 2 ', which pulls down the node 'Out'. The pull down is fast as aspect ratio 'W/L' of NMOS is designed to be higher than PMOS transistors. The signals V in and V out are of same polarity with identical rising 'T pr ' and falling 'T pf ' edge delays. The variation in the supply current is small as equal current path is maintained in rising and falling edge transitions. This ensures the current balancing.
CURRENT BALANCED LOGIC (CBL)

Architecture of MCBL delay element
This MCBL DE can be interfaced to the standard cells available in the PDK (Process Design Kit) owing to its large output swing. It is fast as compared to CSI, shown in Figure 
Analysis of the MCBL delay element
This section describes the equation for propagation delay as well as output voltages V OL (maximum output voltage in logic '0') and V OH (minimum output voltage in logic '1').
Calculation of V OL and V OH
To ensure the compatibility of DE to be interfaced with the standard cells, it is required to calculate V OL and V OH over a control voltage range. In the calculation of V OL , it is assumed that V in is less than the threshold voltage 'V tn ' of M 1 (V in < V tn ) (Figure 2(a) ). The NMOS transistor M 1 is turned off and subsequently M 2 is turned on. There is a static current through M 3 and M 2 . The expression of V OL is derived by applying KCL at node 'Out':
where, µ n and µ p are the mobility of electrons and holes in cm 2 /Volt-sec, C ox is oxide capacitance per unit area, W/L is aspect ratio of transistors, and V tn and V tp are threshold voltage of NMOS and PMOS transistors respectively. On simplification, equation (2) can be written as-
On simplifying, we get a quadratic equation (4) in terms of V out :
The roots of quadratic equation ax 2 +bx+c=0 are given by:
Equating the corresponding coefficients of equation (4) and (5) we get:
Expression for V OL is given with negative root of above quadratic equation as value of V OL should be in between 0 to V DD.
V OL is designed to be low by keeping the aspect ratio of NMOS transistors (M 1 and M 2 ) higher than PMOS transistors (M 3 and M 4 ) . To calculate V OH , the assumption is V in > V tn . Consequently 'M 2 ' is turned off so that I M2 = 0. By applying KCL at node 'Out', we get:
The only valid solution of equation (7) is V out = V OH =V DD . In order to verify the analytical equations for V OL , technological and operating parameters, as shown in Table ( 
Propagation Delay equation
The aim is to find the rising edge propagation delay 'T pr ' (Figure 2(b) ) of the circuit with respect to control voltage 'V ctrl '. When V in is at logic '1', V outb pulls down to V OL . Consequently, the NMOS transistor M 2 enters in the cut-off region. In the calculation explained below, it is assumed that M 2 enters in cut-off after a constant delay. It is not modeled to avoid the complexity in the calculation. Assuming negligible current through M 2 , the current 'I cp ' through M 3 is used to charge the load capacitance 'C load '. The relation between the current 'I cp ' and delay 'T pr ' is given by equation (8) .
The channel length 'L' of PMOS transistor M 3 is designed to be 0.35 µm. The value of V DSAT is 1.7 V in 0.35 µm AMS CMOS process. It is a good approximation to assume velocity saturated behavior from V OL to V DD /2. The current I cp in velocity saturation operating region is given by equation (9), where K p is the gain factor for PMOS transistor and λ is channel length modulation factor. 
DESIGN OF DLL USING THE MCBL DELAY ELEMENT
In this section, the functionality of MCBL delay element has been verified by realizing a DLL. The block diagram of DLL is shown in Figure 5 
The VCDL is realised by N cascaded MCBL delay elements. The number N = 33 is calculated using equation (11) 
The start control circuit shown in Figure 5 
SIMULATION RESULTS
The MCBL delay element is implemented using 0. Figure 8(a) . Figure 8(b) depicts the consecutive uniformly delayed replicas of clock D 1 to D 9 generated from VCDL. In Table 2 , the performance of delay element is compared with the other existing architectures in 0.35µm CMOS technology. 
CONCLUSION
In this paper, a MCBL delay element and its analysis is presented. The analytical delays sufficiently match with the simulated ones. This delay element attains small propagation delays 147 ps with large swing and relatively low static current (140 µA @ 0.5 V). It provides identical rising and falling edge delays, which enables us to control both delays with a single control loop. This DE can be interfaced with the standard cells as the maximum value of V OL is 0.25 V at 0.1 V control voltage. This delay element has potential to be incorporated in the mixed signal design due to MCBL logic.
